Synopsys, Inc. ã¯ãéç©åè·¯ã®èšèšãšãã¹ãã«äœ¿çšãããé»åèšèšèªååãœãããŠã§ã¢è£œåãæäŸããŠããŸããå瀟ã¯ãããžã¿ã«èšèšå®è£
ãœãªã¥ãŒã·ã§ã³ãæäŸãã Fusion Design Platformãä»®æ³ãããã¿ã€ãã³ã°ãéçããã³åœ¢åŒæ€èšŒãã·ãã¥ã¬ãŒã·ã§ã³ããšãã¥ã¬ãŒã·ã§ã³ããã£ãŒã«ã ããã°ã©ããã« ã²ãŒã ã¢ã¬ã€ (FPGA) ããŒã¹ã®ãããã¿ã€ãã³ã°ããããã° ãœãªã¥ãŒã·ã§ã³ãæäŸãã Verification Continuum Platformãããã³ç¹å®ã®æ©èœãå®è¡ããããã«ããã°ã©ã ããã FPGA èšèšè£œåãæäŸããŠããŸãããŸããUSBãPCI ExpressãDDRãã€ãŒãµããããSATAãMIPIãHDMIãBluetooth Low Energy ã¢ããªã±ãŒã·ã§ã³çšã®ç¥çè²¡ç£ (IP) ãœãªã¥ãŒã·ã§ã³ãããŒã¿ ã³ã³ããŒã¿ããªãŒãã£ãª ã³ãŒããã¯ãªã©ã®ã¢ããã° IPãã·ã¹ãã ãªã³ ããã (SoC) ã€ã³ãã©ã¹ãã©ã¯ã㣠IPãããŒã¿ãã¹ããã³ãã«ãã£ã³ã° ããã㯠IPãæ€èšŒ IP 補åãæ°åŠããã³æµ®åå°æ°ç¹ã³ã³ããŒãã³ããArm AMBA çžäºæ¥ç¶ãã¡ããªãã¯ããã³åšèŸºæ©åšãæäŸããŠããŸããããã«ãå瀟ã¯ããžã㯠ã©ã€ãã©ãªãšçµã¿èŸŒã¿ã¡ã¢ãªãçµã¿èŸŒã¿ã¢ããªã±ãŒã·ã§ã³åãã®æ§æå¯èœãªããã»ããµ ã³ã¢ãšã¢ããªã±ãŒã·ã§ã³åºæã®åœä»€ã»ãã ããã»ããµ ããŒã«ããªãŒãã£ãªãã»ã³ãµãŒãããã³ããŒã¿ ãã¥ãŒãžã§ã³æ©èœçšã® IP ãµãã·ã¹ãã ãããã³ã»ãã¥ãªã㣠IP ãœãªã¥ãŒã·ã§ã³ãæäŸããŠããŸããããã«ãSoC ã¢ãŒããã¯ãã£ã®åæãšæé©åã®ããã® Platform Architect ãœãªã¥ãŒã·ã§ã³ãä»®æ³ãããã¿ã€ãã³ã° ãœãªã¥ãŒã·ã§ã³ãHAPS FPGA ããŒã¹ã®ãããã¿ã€ãã³ã° ã·ã¹ãã ãããã³å
åŠã·ã¹ãã ãšãã©ããã㯠ããã€ã¹ã®èšèšã«äœ¿çšãããäžé£ã®ããŒã«ãæäŸããŠããŸããããã«ãã»ãã¥ãªã㣠ãã¹ãããããŒãžã ãµãŒãã¹ãããã°ã©ã ããããã§ãã·ã§ãã« ãµãŒãã¹ãããã³ãœãããŠã§ã¢éçºã©ã€ããµã€ã¯ã«ã«ãããã»ãã¥ãªãã£ã®è匱æ§ã𿬠é¥ãæ€åºããŠä¿®æ£ã§ããããã«ãããã¬ãŒãã³ã°ãããã³è£œé ãœãªã¥ãŒã·ã§ã³ãæäŸããŠããŸããé»åæ©åšãéèãµãŒãã¹ãèªåè»ãå»çããšãã«ã®ãŒãããã³å·¥æ¥åéã«ãµãŒãã¹ãæäŸããŠããŸãã1986 幎ã«èšç«ãããã«ãªãã©ã«ãã¢å·ããŠã³ãã³ ãã¥ãŒã«æ¬ç€Ÿã眮ããŠããŸãã